IDDT Test Methodologies for Very Deep Sub-micron CMOS Circuits

نویسندگان

  • Ali Chehab
  • Rafic Z. Makki
  • Michael Spica
  • David Wu
چکیده

In this paper, we investigate three iDDT-based test methodologies, Double Threshold iDDT, Delta iDDT, and Delayed iDDT, and we compare their effectiveness in the detection of defects in very deep sub-micron random logic circuits. The target defects are resistive opens and resistive bridges. We present preliminary simulation results of 49 defects to study the defect sensitivity of each of the three test methods. This paper reports our preliminary results on these three test methods using a relatively small transistor-level sample circuit, and is not intended to imply any feasibility in a production environment. The test methods presented herein are the subject of a current invention disclosure.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Defect Detection with Transient Current Testing and its Potential for Deep Sub-micron CMOS lCs - Test Conference, 1998. Proceedings. International

Transient current testing (IDDT) has been often cited as an alternative and/or supplement to IDDQ testing. In this article we investigate the potential of transient current testing in faulty chip detection with silicon devices. The effectiveness of the IDDT test method is compared with I D D e as well as with SA-based voltage testing. Photon emission microscopy is used to localize defects in se...

متن کامل

Leakage in Nanometer Scale CMOS Circuits

High leakage current in deep sub-micron regimes is a significant contributor to the power dissipation of CMOS circuits as the CMOS technology scales down. Consequently, the identification and modeling of different leakage components is very important for estimation and reduction of leakage power, especially for low power applications. . This paper explores transistor leakage mechanisms and devi...

متن کامل

Ip-sram Architecture at Deep Submicron Cmos Technology – a Low Power Design

The growing demand for high density VLSI circuits the leakage current on the oxide thickness is becoming a major challenge in deep-sub-micron CMOS technology. In deep submicron technologies, leakage power becomes a key for a low power design due to its ever increasing proportion in chip‟s total power consumption. Motivated by emerging battery-operated application on one hand and shrinking techn...

متن کامل

Design of Low-Voltage Operational Amplifier (700mV)

Now-a-days there are many digital and analog circuits that are implemented by CMOS VLSI technology. Currently CMOS VLSI is progressing at fast rate and dominating most of the market. The low voltage VLSI circuits represent the electronic of the future. All electronics products are striving to reduce power consumption, to create more economical and efficient devices. For deep sub-micron CMOS tec...

متن کامل

Leakage Control for Deep-Submicron Circuits

High leakage current in deep sub-micron regimes is becoming a significant contributor to power dissipation of CMOS circuits as threshold voltage, channel length, and gate oxide thickness are reduced. Consequently, leakage control and reduction are very important, especially for low power applications. The reduction in leakage current has to be achieved using both process and circuit level techn...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002